



The Capture Constraint System

The Capture Constraint System

The Capture Constraint System, introduced in release 17.2-2016 QIR7 HF49, provides access to the Constraint Manager to allow management of rules for a PCB Editor Design from OrCAD Capture.

The purpose of this note is to provide an overview of the Capture Constraint System and not provide a detailed discussion of the application of the constraints. A detailed discussion is covered in the Constraint Manager Reference Guide available from the Cadence Help application in HTML form, or available for download from the Cadence Online Support site.

Since the schematic “knows nothing” about the physical PCB being designed, access to rules which rely on knowledge of the board cross section will not be available unless a template board, or a technology file, is loaded. Users may create their own templates and technology files, with any of the OrCAD, or Allegro, PCB Editor tools. Users of standalone OrCAD Capture can create a default board to use as a template, this is discussed in more detail later in this note.

What rules are available


Rules shown in the Capture Constraint System reflect the license that OrCAD Capture was started from. With an OrCAD Capture, or an OrCAD PCB Designer Standard license, only rules applicable to the OrCAD PCB Designer Standard will be available. Rules applicable to OrCAD PCB Designer Professional will be available if an OrCAD Capture CIS, or OrCAD PCB Designer Professional license is used.

Enabling the Constraint Manager flow

When OrCAD Capture, or OrCAD Capture CIS starts with 17.2-2016 QIR7 HF 49 and later loaded, the CM icon will be displayed in the toolbar.



To enable the Constraint Manager flow, left-click the CM icon.



Left-click>OK

The Migrate Constraints form will be shown.

For designs without PCB layout

If there is no PCB, leave the “Migrate Constraints from Schematic Design” set and specify the Units and accuracy, “mm” and 2 decimal places would be typical.

Migrate Constraints

Select the option to migrate design constraints from schematic or PCB layout to Constraint Manager.

Migrate constraints from schematic design
(For designs without PCB layout)

Migrate constraints from PCB layout
(For designs with constraints in PCB layout)

Do not migrate

Select the constraints unit and accuracy (decimal places)

Units: Inches

Accuracy: 2

OK Help

Left-click>OK to convert the project to “Constraint Manager Enabled”.

Then the Assign Voltage Nets to Power Nets form will open.

Assign Voltage to Power Nets

Specify voltage for power and ground nets.

Power Nets	Voltage
VCC	1.5V
V12N	1.5V
V+12	1.5V
AGND	0.0V
N00036_DATA_DAAMP1	1.5V
N00036_DATA_DAAMP	1.5V
GND	0.0V
GND_EARTH	0.0V

Auto-assign voltage values in subsequent designs

Specify default voltage values for:

Ground Nets: 0.0V

Power Nets: 1.5V

Naming convention to identify ground nets: *GND*, *GROUND*, *VSS*

OK Cancel Help

Assign appropriate voltages to the Voltage Nets. (Use the Auto Assign settings to automatically assign Voltages to Power Nets in other designs opened and Constraint Manager enabled in the same Capture session)


The Capture Constraint System

(The Assign Voltage Nets to Power Nets form can also be opened from the SI Analysis>Identify DC Nets menu)

Left-click>OK


(A report is generated that shows the list of transferred constraints, constraint properties (if any), and warnings (if any). To review the report summary, use the Window>Session Log menu)

The Constraint Manager window opens.



For designs with constraints in PCB layout

Select the “Migrate Constraints from PCB layout” option.



Left-click>OK and the steps from the form MUST be then performed, in order, to complete the Constraint Manager enabled flow migration:

- 1) Use Tools>Create Netlist and load the current netlist onto the board file. (the board does not need to be opened)
- 2) Then use Tools>Back Annotate to synchronise the Schematic and Board.
- 3) Use the Constraint Manager to View, Edit or Update the Constraints.

(Note that only changes are transferred by this processing, so any existing board assigned Constraints will not be changed, since the Schematic has none until the migration processing has been completed)

Getting Physical and Spacing Constraints without a PCB

If you have a Capture license and no technology, file

You can create a BRD file by loading a netlist into a “default” board and then back-annotating from that BRD file. Create a netlist for the schematic by selecting the DSN file entry in the Capture Project Manager window and using Tools>Create Netlist from the menu. Check the Create or Update PCB Editor Board (Netrev) option, leave the Input Board empty and set the option for “Do not Open Board” file and left-click>OK. This will create a <design>.brd file in an allegro sub-folder, if this fails, correct any errors reported in the Session Log and run the process again. Once the BRD file has been created, use Tools>Back Annotate to synchronise the Schematic and Board, then use the Constraint Manager to View, Edit or Update the Constraints. (Note: PCB Footprints MUST be available for this to work successfully).


You can load a technology file by launching the Constraint Manager from within Capture and using the File>Import>Technology file entry, browse to the technology file and use the Overwrite option to load all the constraints from the technology file.

The Constraint Manager window


The Constraint Manager has the Worksheet Selector at the left-hand side to allow the Worksheet to be selected from the Domain of interest. Domains are: Electrical, Physical, Spacing and Same Net Spacing. Note that, at this point, the Physical, Spacing and Same Net Spacing are not enabled, unless the design has been synchronised with a Board file.

Within the Domains are Workbooks and Worksheets which is where the values for the rules are entered. The following screenshot shows the Electrical>Electrical Constraint Set>Routing Workbook selected, and the Wiring Worksheet opened. Note that other Worksheets can be selected from within this Workbook by selecting the tabs at the bottom. The Electrical Constraint Set values are set in this Worksheet and then applied to Nets and Net Classes in the Electrical>Net>Routing>Wiring Worksheet.

The Capture Constraint System



There are more columns in the Electrical>Net>Routing>Wiring Worksheet because the Net Worksheets will show the Actual values for the routing and Margins between the routed Nets and the Constraints set for them.



The Constraint Domains

The Physical domain sets the rules for the routing for the design. The routed width, via selection, differential pair coupling parameters, blind and buried via stagger, "T"s and routing on layers.

The Spacing domain sets the rules for spacing between net objects in the design where nets are different. Line routed lines, vias, pins and so on. There are many settings since each object to object combination must be catered for.

The Same Net Spacing sets the rules for spacing between net objects where nets are the same.

The Electrical domain sets the rules for high speed designs where the routing needs to be controlled, or matched to ensure integrity of signal timing, for example.

Creating Constraint Sets

Constraint Sets can be created in the Electrical, Spacing or Same Net Spacing Domains. Left-click in the Domain, then the Constraint Set type. For the Electrical Constraint Set, left-click in the Design Name entry and right-click>Create Electrical CSet. For the Physical, Spacing and Same Net Spacing Constraint Sets, left-click in an existing Constraint Set, Default for example, and right-click>Create Physical CSet, Spacing CSet, or Same Net Spacing CSet, depending upon which domain is active. Once the new Constraint Set is added, set the values.

Applying constraints

Typically, rules are set within a Constraint Set for the domain, Nets that require the same Constraint Set are grouped into Net Classes and then the required Constraint Set is applied to the Net Class. If required, Constraint Sets can be applied to individual Nets and values can also be applied to individual Nets using the cells for the values.

Constraints can be applied through the Constraint Manager in Capture, sent through the netlist to PCB Editor, modified in PCB Editor and then back-annotated to Capture, keeping the schematic and the board tightly coupled.

XNet automated creation

Once the Constraint Manager flow is enabled, XNets, eXtended Nets where a “terminator” combines two Nets, will be automatically created for any two pin components, effectively assuming that they are “coupling” individual Nets into an eXtended Net. To avoid the creation of eXtended Nets where not intended, two pin components will require the “NO_XNET_CONNECTION” property to be applied.

Notes:

- 1) Back up your design before enabling Constraint Manager because once enabled, you cannot change it to a non-Constraint Manager-enabled design.
- 2) As far as practicable, modify the constraints after completing the design.
- 3) Specify the Voltage property for power nets.
- 4) Import the technology file in Constraint Manager to add physical and spacing constraints in the logical design.
- 5) For distributed design environment, manage constraints in a single environment. It is recommended that constraints are added either in Capture or in PCB layout before running the schematic to PCB and PCB to schematic flows.
- 6) If a board is associated with a design, to migrate constraints, ensure that you use the Import from physical layout option in the Migrate Constraints dialog box.
- 7) Do not rename a Constraint Manager-enabled non-root-schematic design, else the all the constraints will be lost.
- 8) If the Constraint Manager-enabled design is opened in a lower release version of Capture and edited, the constraints will be lost.

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134
Allegro®, Cadence®, Cadence logo™, Concept®, NC-Verilog®, OrCAD®, PSpice®, SPECCTRA®, Verilog®

Other Trademarks

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.