

Constraint Mode Options

Constraint Modes in OrCAD and Allegro PCB Designer

The Cadence OrCAD and Allegro PCB Design tools have many DRC modes to cover rules such as physical track thickness or spacing rules, same net spacing rules or placement boundary rules to aid with the design of a PCB. Many of these rules are enabled by default when you first invoke the tools but there are also many that need to be enabled to see the required DRC markers. This app note describes how to access and enable / disable the DRC Modes and also a brief explanation of what the rules will do. This note will also describe the different levels of DRC Modes available depending on license availability. For more details of the DRC checks that are referenced in this PDF please launch Help – Documentation (from within PCB Editor) then type Constraintcore followed by a return. From the results choose Allegro Platform Constraints Reference and on the opening page right click anywhere and choose Show PDF.



To access the Constraint Modes, you can either use Setup > Constraints > Modes from within Allegro, Setup > Constraint Modes from within OrCAD PCB or from the Constraint Manager Window use Analyze > Analysis Modes to see the Analysis modes GUI.

| Design | | | - | | | |
|--|-----------------------|-------|----|--------------|-------|--|
| Electrical | Name | Value | On | Off | Batch | |
| Physical | Mark All Constraints | | | | | |
| Spacing | Discrete General | | | | | |
| Same Net Spacing | Soldermask | | | \checkmark | | |
| Assembly | Acute Angle Detection | | | | | |
| Design for Fabrication | Package | | | | | |
| Outline | SMD Pin | | | | | |
| Mask | Spacing Options | | | | | |
| Annular Ring | Mechanical Spacing | | | | | |
| Conner Features | | | | | | |
| Copper Features | | | | | | |
| Silkscreen | | | | | | |
| M Design for Assembly | | | | | | |
| Outline | | | | | | |
| outline | | | | | | |
| Disa La Disa Canacina | | | | | | |
| PkgToPkg Spacing | | | | | | |
| PkgToPkg Spacing Spacing | | | | | | |
| Pkg ToPkg Spacing Spacing Pastemask | | | | | | |

A useful feature of the Constraint Manager to quickly reference whether a DRC Mode is enabled or not is a colour coded title. An example of this is if you look at the Same Net Spacing - Same Net Spacing Constraint Set – All Layers workbook you will see the available rules. A quick indication that the DRC Modes are not enabled is shown by the Column header being coloured Yellow. You can, either go to the Constraint Modes and enable the DRC's or RMB (right mouse button) on the column header and choose Analysis Mode to quickly turn the rule on.

| Worksheet Selector & X | DEMOP-rout | ed | | | | | | | | | | | | | |
|-------------------------------------|------------|---------|-----------------|------------------|----------|-------|----------|---------|----------|----------|--------|----------|-------|-------------|-------|
| 🖗 Electrical | | | Objects | | | | | | | Line To | | | | | 4 |
| +/+ Physical | - | 1 | | g Enable DRC By- | . | | | | | | | | | | |
| A Spacing | Туре | s | Name | Layer | All | Line | Thru Pin | SMD Pin | lest Pin | Thru Via | BB Via | lest Via | Shape | Bond Finger | Hole |
| 🛄 Same Net Spacing | | | | | mm | mm | mm | mm | mm | mm | mm | mm | mm | mm | mm |
| 🗸 🗎 Same Net Spacing Constraint Set | ŀ | • | | • | * | | | | * | * | * | * | * | | * |
| All Layers | Dsn | 800000 | DEMOP-routed | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| Y 🛅 Net | NCIs | | POWER_GROUP(10) | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| All Layers | NCIs | | RF(11) | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| Y Region | NCIs | | STEVE(1) | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| All I warr | Bus | 0.0000 | DATA[020](19) | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| All Cayers | Bus | 900000 | DATA1[09](10) | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| | Bus | 9.00000 | DDS[010](11) | FALSE | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 | 0.200 |
| | Bus | 0000000 | MFMORY10291(30) | FALSE | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 | 0 200 |

Design

| Design | | | | | | |
|--|--|--------------------|-------|-----|---------------------------------------|--|
| Electrical | Name | Value | On | Off | Batch | Minimum Line |
| Desting | Hark Al Constraints | 1 | | | | I ine Angle |
| Physical | d Ceneral | | | | | Line Angle |
| Spacing | Maastiva sissa islanda suomiza | and eats | H | | H | |
| Same Net Spacing | Negative plane islands oversize | shot set | H | M | H | Checks resulting |
| Assembly | Testasist and to compare the second | CHOL SEL | H | M | H | angle between cline |
| Design for Fabrication | Testpoint pad to component spacing | <not set=""></not> | H | M | H | segments. |
| Outline | Testpoint location to component spacing | <not set=""></not> | H | M | H | |
| Mask | Testpoint under component | | | | | |
| Annular Ring | BB Via layer separation | <not set=""></not> | | - | | |
| Copper Features | Pin to route keepout | | | M | H | End erer "Minimum Like Concession ee. 90.00 |
| Copper Spacing | Minimum metal to metal spacing | <not set=""></not> | | M | | And the second second |
| Silkscreen | Duplicate drill hole | | | | | 2 |
| Marian for Assembly | On-line InterLayer checks | - | | M | | |
| Outline | Sokdermask | 1000 | Ц | | | |
| Outline | Soldermask alignment | <not set=""></not> | | | | |
| PkgToPkg Spacing | Soldermask to soldermask | <not set=""></not> | | | | |
| Spacing | Soldermask to pad and cline | <not set=""></not> | | | | |
| Pastemask | Soldermask to shape | <not set=""></not> | | | | |
| Design for Test | Pastemask to pastemask | <not set=""></not> | | | | |
| / | Acute Angle Detection | 1000 | | | | |
| Allegro/OrCAD | Minimum shape edge to edge angle | 90 | | | | |
| Allegio/Orcab | Minimum line to Pad angle | 90 | | | | Taral Values Acat |
| Protessional | Minimum line to Shape angle | 90 | | | | Legal values: Angi |
| | Minimum line to Line angle | 90 | | | | Units |
| | A Package | | | | | DRC Code: AA |
| | Package to package | | | | | Applicable Objects |
| | Package to place keepin | | | | | System, Design |
| | Package to place keepout | | | | | Attribute Name: |
| | Package to room | | | | | MINIMUM LINE |
| Ainiaturization Ontion | Package to cavity spacing | <not set=""></not> | | | | MINIMON_LINE_ |
| initiation option | Package height to layer | | | | Ō | |
| | Max cavity area | <not set=""></not> | | | i i i i i i i i i i i i i i i i i i i | |
| | Max cavity component count | <not set=""></not> | | | | |
| | ▲ SMD Pin | | | M | _ | |
| | Via at SMD pin | | i i i | M | | E |
| | Via at SMD fit required | | | - | | |
| | Via at SMD thru allowed | | | | | |
| | Etch turn under SMD pin | | | | | |
| | A Spacing Options | | | | | |
| Allegro/OrCAD | Check holes within pads | | | | | |
| Profossional | Backdrill Min Space | <not set=""></not> | | | | |
| TOESSIONAL | A Mechanical Spacing | | | | | 1 |
| | Mechanical Drill Hole Checks Use Hole Spacing | | | | | |
| | Mechanical drill hole to mechanical drill hole spacing | 0 2032mm | | | | |
| | moundation of a read to moundation of a note spacing | 0.20021111 | | H | H | |

Negative plane islands oversize - Scales up the pad geometry before the check for Negative plane islands.

Negative plane sliver spacing – Specifies spacing checks for Negative plane sliver spacing.

Testpoint pad to component spacing – Specifies spacing checks between the edges of testpoint pads and components.

Testpoint location to component spacing – Specifies spacing checks between testpoint locations (centre) and components.

Testpoint under component – On/Off check to look for a testpoint located under a Place_Bound shape.

BB Via layer separation – A design-level integer property that specifies the span of layers where the MIN VIA GAP check is applied. By default, the span is infinite, which means that all non-connected vias are checked even if they appear on the opposite sides of the design.

Pin to route keepout – On/Off check to look for a pin within a route keepout area.

Minimum metal to metal spacing – To flag spacing errors that occur when certain spacing modes are accidentally set to OFF, and for CAD<>CAM alignment. It is best to run this check, near design completion. This checked is intended to work as a net to net check; same net behaviour is not supported.

Duplicate drill hole – On/Off check to detect overlapping drill holes.

On-Line InterLayer checks (Allegro/OrCAD Professional) – Enable the Inter layer DRC checks for flexi rigid designs.

Soldermask

Soldermask alignment – Specifies the alignment tolerance required for the proximity of package soldermask to placebound and pad soldermask to pad geometry.

Soldermask to soldermask – Specifies spacing checks for pad soldermask to pad soldermask, symbol soldermask to symbol soldermask and symbol soldermask to pad soldermask.

Soldermask to pad and cline – Specifies spacing checks between the soldermask and pads or clines.

Soldermask to shape – Specifies spacing checks between the soldermask and shapes.

Pastemask to pastemask - Specifies spacing checks for pad pastemask to pad pastemask and pad pastemask to package based pastemask.

Acute Angle Detection

Minimum Shape edge to edge angle – Checks resulting angle between shape segments that are part of the same shape. This angle is created at the outer edges of the shape.

Minimum Line to Pad angle – Checks resulting angle at the point a cline enters a pad.

Minimum Line to Shape angle – Checks resulting angle at the point a cline enters a shape.

Minimum Line to Line angle - Checks resulting angle between cline segments.

Package

Package to Package – Flags packages that overlap one another.

Package to place keepin – Flags packages that extend beyond a place keepin.

Package to place keepout - Flags packages that extend inside a place keepout.

Package to room – Flags packages that are located in rooms to which they are not assigned.

Package to Cavity (Miniaturization Option) – Verifies the clearance between the edges of a package placebound shape to edge of cavity outline. Packages that do not maintain this distance are flagged. The clearance value or the minimum distance between the edge of the placebound shape to the cavity outline is specified in the Package

© 2020 Parallel Systems Limited

to cavity spacing field, available in the Design Options page of the Analysis Modes dialog box. The default clearance value is 0.

Package height to layer (Miniaturization Option) - Verifies the spacing between package height and the layer. Checks if the package height is less than the thickness of the layer(s) that the cavity spans.

Max cavity area (Miniaturization Option) – Verifies the maximum cavity area violation.

Max cavity component count (Miniaturization Option) - Verifies the maximum number of components that can reside in the cavity.

SMD Pin

Via at SMD pin – Toggle to enable to the Via in Pad DRC's before

Via at SMD fit required – This constraint is attached to components/component pins, or symbols/symbol pins. Property values are on or off. When on, it specifies that a via is allowed inside an SMD pin, but only if it is completely covered by the pin. When off, just the centre of the via needs to be inside the pin. In cases where the property is attached to a symbol, the property is extended to all instances of the symbol.

Via at SMD thru required – This constraint is attached to components/component pins, or symbols/symbol pins. Property values are on or off. When on, it specifies that a through hole via, blind via, or microvia is allowed inside an SMD pin. When off, only partial vias are allowed. In cases where the property is attached to a symbol, the property is extended to all instances of the symbol.

Etch turn under SMD Pin - When ON this constraint checks multi-segment bends within a pad boundary. The check is limited to nets containing electrical pin-pair constraints.

Spacing Options

Check holes within pads - When On, drill hole checks are run using the drill hole explicitly. The presence of pads associated with the drill hole is not relevant in this mode of the DRC calculation. When Off, the drill-hole checks are run when the pad is suppressed or undefined exposing the bare hole.

Backdrill Min Space (Allegro/OrCAD Professional) - The BACKDRILL_MIN_SPACE property, attached to a drawing, suppresses drill hole DRCs on the backdrill layers by providing a reduced clearance value to the backdrill holes. Ensure that drill hole checks are enabled in the design.

Mechanical Spacing

Mechanical Drill Holes Checks Use Hole Spacing – When On any Mechanical Drill hole will use the Hole to Spacing rules.

Mechanical drill hole to mechanical drill hole spacing – Specifies spacing checks between mechanical pins.

Mechanical drill hole to conductor spacing - Specifies spacing checks between mechanical pins and conductors.

Electrical

The Electrical Constraint Modes are different depending on the license you have. Below are screenshots of OrCAD Standard, Professional, Allegro PCB Designer and + High Speed Options.

OrCAD PCB Designer Standard



OrCAD PCB Designer Professional

| Analysis Modes | 1* | | | | | | × |
|---|--|----------------------------|----|---|-------|--------|------|
| Design Electrical Physical | ▼ Electrical Modes | | | | | ^ | |
| Franciang Spacing Same Net Spacing Assembly Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Name Mark Al Constraints Stub length/Net schedule Propagation delay Relative propagation delay impedance Total etch length ▲ All differential pair checks Differential pair checks Layer sets | Value | On | Off SISSIST SISSIST SISSIST SISSIST | Batch | | |
| | ▼ Electrical Options | | | | |] "Ila | |
| | DRC Unrouted Minimum Propagation Delay Relative Propagation Delay | | | | | | |
| | Pin Delay | erential Pair Phase checks | | | | | |
| | Propagation Velocity Factor | | | 1.524e+08 | | | |
| | Z Axis Delay | erential Pair Phase checks | | | | | |
| < >> | Propagation Velocity Factor | | | 1.524e+08 | | Ų | |
| On-line DRC | | OK | | Cance | el | Apply | Help |

Allegro PCB Designer

| Design | | | | | | ~ | |
|--|---|------------------------------|----|-----------|-------|------|--|
| Electrical | ▼ Electrical Madee | | | | | | |
| Physical | | | | | | | |
| Spacing | Name | Value | On | Off | Batch |] | |
| Same Net Spacing | Mark All Constraints | | | | | | |
| Assembly | Stub length/Net schedule | | H | | H | | |
| Design for Fabrication | Max via count | | H | | H | | |
| Outline | Match via count | | H | | H | | |
| Mask | Max exposed length | | H | | H | | |
| Annular Ring | Propagation delay | | H | | H | | |
| Conner Features | Relative propagation delay | | П | | П | | |
| Copper Spacing | Max parallel | | П | | Ē | | |
| Silkscreen | Impedance | | | | | | |
| Design for Assembly | Total etch length | | | | | | |
| Outline | All differential pair checks | | | | | | |
| PkaToPka Spacing | Differential pair checks | | | | | | |
| Engling | Enable static phase at vias option | | | | | | |
| Destemask | Diff Pair width and gap overrides supersede Region | :0 | | | | | |
| Pasternask | Lawar asta | | | | | | |
| Design for Test | ▼ Electrical Options | | | | | * + | |
| > Design for Test | Electrical Options DRC Unrouted Minimum Propagation Delay Relative Propagation Delay Pin Delay Include in all Propagation Delays and in Differential Pair | Phase checks | | | | * * | |
| Design for Test | Electrical Options DRC Unrouted Minimum Propagation Delay Relative Propagation Delay Pin Delay Indude in all Propagation Delays and in Differential Pair Propagation Velocity Factor | Phase checks | | 1.524e+08 | | * * | |
| > Design for Test | Electrical Options DRC Unrouted Minimum Propagation Delay Relative Propagation Delay Pin Delay Include in all Propagation Delays and in Differential Pair Propagation Velocity Factor Z Axis Delay | Phase checks | | 1.524e+08 | | * | |
| > Design for Test | Electrical Options DRC Unrouted Minimum Propagation Delay Relative Propagation Delay Pin Delay Include in all Propagation Delays and in Differential Pair Propagation Velocity Factor Z Axis Delay Include in all Propagation Delays and in Differential Pair | Phase checks Phase checks | | 1.524e+08 | | * | |

Allegro PCB Designer + High Speed Option

| Physical Spacing Same Net Spacing Assembly Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Electrical Modes lame Mark All Constraints Stub lengthNet schedule Max via count Match via count Match via count Max exposed length Propagation delay Relative propagation delay Relative propagation delay Max paralel Impedance Total etch length All differential pair checks Differential pair checks Differential pair checks Enable satic phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Lavar cate Electrical Options DRC Unrouted | Value | On | Off SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS | | ~ | - | Defines the impedat requirements of a ne DRC Code: Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, J PinPair, ResultPinP, Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
|--|--|-----------|-----------|--|-------|---|---|--|
| Privatal Spacing Same Net Spacing Assembly Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Pesign for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Aame Mark All Constraints Stub length/Net schedule Max via count Match via count Mat exposed length Propagation delay Relative propagation delay Max parallel Impedance Total etch length All differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xalak Laver cate Electrical Options DRC Unrouted | Value | | Off SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS | Batch | * | - | Defines the impedat requirements of a ne DRC Code: Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, 1 PinPair, ResultPinPi Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Same Net Spacing Assembly Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Mark All Constraints Stub length/Net schedule Max via count Match via count Max exposed length Propagation delay Relative propagation delay Max parallel Impedance Total etch length All differential pair checks Differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Lewer cele Electrical Options DRC Unrouted | | | | | ~ | - | Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, I PinPair, ResultPinP, Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Jame Yee Japacing Assembly Assembly Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Mark Al Constrants Stub length/Net schedule Max via count Match via count Max exposed length Propagation delay Relative propagation delay Max paralel Impedance Total etch length Al differential pair checks Differential pair checks Differential pair checks Differential pair checks Enable satic phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Max peak xtalk Lever sete | | | | | ~ | - | DRC Code: Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, J PinPair, ResultPinP. Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test F | Stub lengtri/Wet schedule Max via count Match via count Match via count Max exposed length Propagation delay Relative propagation delay Max paralel Impedance Total etch length A di differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Laver sete Electrical Options DRC Unrouted | | | 14 K K K K K K K K K K K K K K K K K K K | | v | - | DRC Code: Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, 1 PinPair, ResultPinPi Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Design for Patrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Max via count Match via count Max exposed length Propagation delay Relative propagation delay Max parallel Impedance Total etch length All differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xalak Max paak xtalk Lever cate Electrical Options DRC Unrouted | | | | | * | - | Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, I PinPair, ResultPinP, Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen > Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask > Design for Test | Match via count Max exposed length Propagation delay Relative propagation delay Max paratel Impedance Total etch length Al differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Max peak xtalk Lavar cate | | | JKK KKKKKKKKK | | * | - | Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, J PinPair, ResultPinP Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask > Design for Test | Max eak Max yeak yeak Max paralel Max paralel Max paralel Max dalk Max dalk Laver sete Electrical Options DRC Unrouted | | | 101 101 101 101 101 101 101 101 101 101 | | ~ | - | Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, J. PinPair, ResultPinP Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outine PkgToPkg Spacing Spacing Pastemask Design for Test | Propagation delay Relative propagation delay Max parallel Impedance Total etch length All differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xalak Max xalak Lever cate Electrical Options DRC Unrouted | | | JER SERE | | ~ | - | Legal Values: Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, I PinPair, ResultPinP, Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Resarve propagation dealy Max parallel Impedance Total etch length Al differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Max peak xtalk Lavar cete Electrical Options DRC Unrouted | | | JAG KASKK | | ~ | - | Resistance Units Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, I PinPair, ResultPinPi Result, ElecCSetPinPair, NetGroup, ClineSegment + Attribute Name: |
| Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Max parael Impedance Total etch length Al differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Max pak xtalk Laver sete Electrical Options DRC Unrouted | | | | | ~ | | Applicable Objects Xnet, Net, ElectricalCSet, NetClass, DiffPair, PinPair, ResultPinP Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Silkscreen V Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Impedance Total etch length All differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xatak Max paak xtalk Lever cate Electrical Options DRC Unrouted | | | | | ~ | | Xnet, Net, ElectricalCSet, NetClass, DiffPair, I PinPair, ResultPinP, Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| ✓ Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask > Design for Test | Al differential pair checks Differential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Max peak xtalk Lever cale Electrical Options DRC Unrouted | | | JAG | | ~ | | ElectricalCSet, NetClass, DiffPair, 1 PinPair, ResultPinP Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Outline PkgToPkg Spacing Spacing Pastemask > Design for Test | Al offrerential par checks Diffreential pair checks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xtalk Max peak xtalk Laver cete Electrical Options DRC Unrouted | | | 1 | | ~ | | NetClass, DiffPair, 1 PinPair, ResultPinP. Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| PkgToPkg Spacing Spacing Pastemask > Design for Test | Unterential pair cnecks Enable static phase at vias option Diff Pair width and gap overrides supersede Regio Max xeak xtalk Lever cate Electrical Options DRC Unrouted | | | NG | | ~ | | PinPair, ResultPinPa Result, ElecCSetPinPair, NetGroup, ClineSegment + Attribute Name: |
| Spacing Pastemask Design for Test | Diff Pair width and gap overrides supersede Regio Max xtak Max peak xtak Lever sete | | | | | * | - | PinPair, ResultPinPa Result, ElecCSetPinPair, NetGroup, ClineSegment + Attribute Name: |
| Pastemask > Design for Test | Max xlak Max yaak Max | | | | | ~ | - | Result, ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| Design for Test | Max peak xtalk Max peak xtalk Lever eate Electrical Options DRC Unrouted | | | | | ¥ | - | ElecCSetPinPair, NetGroup, ClineSegment Attribute Name: |
| ▼ E | Max peak xtaik | | | | | * | | NetGroup, ClineSegment Attribute Name: |
| ▼ E | Electrical Options DRC Unrouted | | | | | | - | ClineSegment Attribute Name: |
| | Minimum Propagation Delay | | | | | | | |
| | Relative Propagation Delay | | | | | | | |
| | Pin Delay | | | | | | | |
| | Include in all Propagation Delays and in Differential Pair | Phase che | cks | | | | | |
| | Propagation Velocity Factor | | | 1.524e+08 | 8 | | | |
| | Z Axis Delay | | | | | | | |
| | Include in all Propagation Delays and in Differential Pai | Phase che | cks | | | | | |
| | Propagation Velocity Factor | | | 1.524e+08 | 8 | | | |
| | Same Net Xtalk and Parallelism Checks | | | | | | | |
| | Perform XTalk and Parallelism checks within the same n | et | | | | | | |
| > | | | | | | | | 4 |

Stub length/Net schedule (OrCAD Professional and Allegro PCB Designer) – Specifies the maximum stub length in design units for daisy chain routing and enables the Verify schedule DRC.

Max via count (Allegro PCB Designer) – Specifies the maximum number of vias on the net.

Match via count (Allegro PCB Designer) – Specifies if vias should be matched in a group of nets.

Max exposed length (Allegro PCB Designer) – Specifies the maximum copper length in design units to be routed on outer layers.

Propagation delay (OrCAD Professional and Allegro PCB Designer) – The Propagation delay constraint is used to specify the minimum and maximum delay requirements for a Pin Pair. The constraint consists of three portions, which are defined as follows:

PROPAGATION_DELAY_PATH_TYPE defines which auto-generated PinPairs to check. It must be populated for all non-PinPair objects. PROPAGATION_DELAY_MIN Specifies the minimum allowable propagation delay, length or %length for the PinPairs. PROPAGATION_DELAY_MAX Specifies the maximum allowable propagation delay, length or %length for the PinPair(s).

Relative propagation delay (OrCAD Professional and Allegro PCB Designer) – The Relative Propagation Delay constraint is used to specify the matching or relative delay requirements for a group of PinPairs. To match implies that the PinPairs have the same delay within a specified tolerance. To be relative implies that the PinPairs have a delay which has some relation to a target in the group.

Max parallel (Allegro PCB Designer) – Specifies a matrix of length:distance constraints to control parallelism. The matrix can have up to four entries and defines the maximum length of two traces that can run parallel for a given gap/distance.

Impedance (OrCAD Professional and Allegro PCB Designer) – Specifies both the target and tolerance impedance requirement for etch. You specify the target impedance as an absolute value in Ohms. You can also specify the tolerance as an absolute value in Ohms or as a percentage.

Total etch length (OrCAD Professional and Allegro PCB Designer) – The Total Etch constraint is used to specify the minimum and maximum etch requirements for Xnet or Net.

All differential pair checks (All levels) – Enables all the DRC checks related to differential pairs.

Enable static phase at vias option - Optional behaviour will now perform the static phase length calculations from each differential pair via transition back to its designated Driver Pin and report a DRC marker when the constraint value is exceeded. Any via type transition, thru, BBVia, and micro will be checked as long as the differential pair members are transitioned from the same layer.

Differential Pair width and gap overrides supersede Region Constraint (Allegro PCB Designer) - Preserves the constraint resolution (precedence) of differential pair overrides. When enabled, differential pair overrides have a higher precedence than constraint regions. This property is automatically applied during uprev if any differential pair has any one of the following properties attached: DIFFP_PRIMARY_GAP, DIFFP_NECK_GAP, MIN_LINE_WIDTH, and MIN_NECK_WIDTH.

Note: You may not get the desired result if this option is enabled and differential pair Line and Gap constraints are applied by constraint region. The purpose of this property is to preserve the DRC status of an upreved design.

Enabling this option is not recommended for new designs. You should review your constraints and eliminate the need for this option.

Max xtalk (High Speed Option) – Specifies the maximum allowable crosstalk on the victim held at steady state high:low from all aggressor nets.

Max peak xtalk (High Speed Option) – Specifies the maximum allowable crosstalk on the victim held at steady state high: low from a single aggressor net.

Layer sets (OrCAD Professional and Allegro PCB Designer) - Specifies the list of acceptable layer sets. A single layer set is a collection of layer names upon which an object can be routed. If an object is routed on layers which are not contained in one set, a violation will be flagged. When the DRC runs, it also computes and ignores etch on outer layers which is necessary to fan-out for surface mount components. This ignored length is reported.

Return Path (High Speed Option) - Return Path DRC has been created to locate current return path issues based on selection criteria specified in Constraint Manager.

Electrical Options

DRC Unrouted (OrCAD Professional and Allegro PCB Designer) – When checked--for either Minimum Propagation Delay or Relative Propagation Delay, Constraint Manager performs the rule check using the manhattan distances for ratsnest connections. This governs the respective DRC rule check, which you specify by clicking the DRC Modes tab.

Pin Delay (OrCAD Professional and Allegro PCB Designer) - When enabled, includes the delay associated with the interconnect that extends from a component pin to the die pad. This includes min/max/relative prop delays and differential pair phase tolerance constraint checks. You can access the Pin Delay column in the Relative Propagation Delay, Propagation Delay, or Differential Pair worksheets. The Pin Delay column has two fields (Pin1 and Pin2) that contain default values, which are derived from a component library or a board database. You can override the defaults by entering your own values. You enter constraints in worksheet cells using a unit of either time or length. You can enter a value in the Propagation Velocity Factor field to convert Pin Delay values to match the units entered in the worksheet cells. When you hover the mouse over an Actual cell, the status line indicates whether pin delay is included in the result.

Z-Axis Delay (OrCAD Professional and Allegro PCB Designer) - When enabled, includes the delay associated with a via that extends between connecting signal layers. Constraint Manager derives the Z axis delay length from the board thickness. When enabled, Constraint Manager includes via delay in length columns displayed in the Relative Propagation Delay, Propagation Delay, or Differential Pair worksheets. Z Axis Delay calculations use a unit of either time or length. If a constraint that uses Z Axis Delay is given in delay units, the Propagation Velocity Factor converts the actual length of the Z Axis Delay to the appropriate delay units. When you hover the mouse over an Actual cell, the status line indicates whether via delay is included in the result.

Same Net XTalk and Parallelism Checks (High Speed Option) - When enabled, performs DRC calculations for crosstalk and parallelism on themselves. When disabled, crosstalk and parallelism checks are made only between one net to every other net.

Physical

| 🎛 Analysis Modes | | | | | | × |
|--|--|----|--|-----|---|---|
| Design Electrical Physical Spacing Same Net Spacing Assembly Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Y Design for Assembly | Name Mark All Constraints Min neck width Max line width Allow etch on subclass Allow T junctions on subclass Min blind/buried via stagger Max blind/buried via stagger Pad-pad direct connect Vialist DRC | | On I V V V V V V V V V V V V V | Off | Total Etch The Total Etch constraint is used to specify the minimum and maximum etch requirements for Xnet or Net. The constraint consists of two portions, which are defined as follows: | • |
| Outline PkgToPkg Spacing Spacing Pastemask > Design for Test < > | | 01 | Const. | | • Total Etch Length Minimum: Specifies the minimum | • |
| ✓ On-line DRC | | OK | Cancel | App | ly Help | |

Min neck width - The minimum line width of a cline segment when in neck mode.

Max line width - The maximum width for the cline segments.

Allow etch on subclass – Specifies whether clines and shapes are allowed on this etch subclass.

Allow T junctions on subclass – Specifies whether T-junctions of cline segments are allowed and where they may form.

Min blind/buried via stagger – Specifies the minimum centre-to-centre distance between the connect point of one pin or via (the x,y location of the pin or via) and the connect point of the other, where the two pins or vias are on the same net and have a single connect line joining them.

Max blind/buried via stagger – Specifies the maximum centre-to-centre distance between the connect point of one pin or blind/buried via (the pin or via's x, y location) and the connect point of the other, where the two pins or vias are on the same net and have a single connect line joining them.

Pad-pad direct connect – Specifies whether a pin/via whose connect point lies within the extents of another pin/via forms a direct connection without the presence of an intermediate cline.

Vialist DRC - Lists the padstacks in the database of the current design which are allowed for routing. These are controlled by the Physical Constraint Set.



The Spacing and same net spacing DRC modes covers all the relevant spacing checks. These are all selfexplanatory based on the name for example Line to Line would enable the Line to Line check allowing users to see a DRC if the minimum Line to Line value was not met. If you need a detailed description of these checks please refer to constraintcore.pdf as mentioned at the beginning of this note.

OK

Cancel

Apply

Shape To

Bond Finger Hole To

On-line DRC

Help



Wire to wire (Allegro PCB Designer) – This rule applies to the space between two bond wires that are on the same side of the package substrate. Wires which share an end point object, such as a die-to-die bond wire connecting to the same pin as a die-to-substrate bond wire, are not checked. The distance is measured as the minimum 2D separation between the two wires.

Wire to wire end (Allegro PCB Designer) – Bond wire end-to-end is the minimum separation between the connection points of two different bond wires. This applies to both ends of the wires. This value is based on the size of the bonding machine as the machine must clear the first wire's end when placing the second wire.

Wire to pin (Allegro PCB Designer) – This rule applies only to the space between a bond wire and die pad. The die pad to which the wire connects is excluded from the check. The distance is measured as the minimum 2D separation between the wire and die pad edge, ignoring any possible height difference between the wire and pad.

Wire to bond finger (Allegro PCB Designer) – This rule applies only to the space between a bond wire and finger, and does not apply to die-to-die bond wires. The distance is measured as the minimum 2D separation between the wire and finger's conductor pad edge, ignoring any finger pads on BONDING WIRE, DIELECTRIC, or SOLDERMASK layers.

Min bonding wire length (Allegro PCB Designer) – This rule applies to the minimum length of every die pad-tosubstrate finger bond wire connection in the design. Die-to-die bond wires are handled by a separate rule. Length is measured as the 2D distance between the start and end point of the wire.

Max bonding wire length (Allegro PCB Designer) – This rule applies to the maximum length of every die pad-tosubstrate finger bond wire connection in the design. Die-to-die bond wires are handled by a separate rule. Length is measured as the 2D distance between the start and end point of the wire.

Wire to die edge angle (Allegro PCB Designer) – This rule applies to the angle of every bond wire in the design, regardless of the start and end connection types. Wire maximum angle refers to the maximum angle at which a wire may be placed. The tool measures this angle relative to the side of the die that the wire crosses.

Bond wire diameter (Allegro PCB Designer) – Specifies the required diameter to use when bonding the die into the package. Use this value when calculating clearance values for bond finger-to-wire and bond wire-to-wire spacing checks.

Bond finger to component (Allegro PCB Designer) – Bond finger component edge spacing is the minimum separation required between a bond finger and the edge of a component (typically die or discrete) on the same edge of the package substrate. Typically, this is the clearance required to ensure that the capillary clears the component edge when adding the wires.

Design for Fabrication

| Design Electrical | Name | Value | On | Off | | Zero line | Ê |
|---|---|-------|--------|-----|-------|---|---|
| Physical | Mark All Constraints | | | | | width | |
| Spacing | Zero line width | 0 mm | | | | | |
| Same Net Spacing | Allow overlapping pad/shape on the same net | | | | | This attribute | |
| Assembly | Allow overlapping solder mask | | | | | specifies the line | |
| Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | | | | | + + | width to be considered during evaluation of fabrication checks with lines whose width is zero. By default, this field will show the maximum value specified for undefined line width over all the Film records mentioned in the | |
| < | > | | | | | artwork | • |
| On-line DRC | | OK | Cancel | | Apply | Help | |

Zero line width - This attribute specifies the line width to be considered during evaluation of fabrication checks with lines whose width is zero. By default, this field will show the maximum value specified for undefined line width over all the Film records mentioned in the artwork parameter record. Set new values to override the artwork parameter value for evaluation of fabrication checks. This value is also applicable for text line if photo plot width is zero. For texts, the DRC engine looks for photo plot width specified in the text block and if that is zero, this value will be assumed.

Allow overlapping pad/shape on the same net - This is an option to specify that overlapping pad with shape or pad with pad should not be treated as violation in case they are on the same net. The pads can be from via or pin. In copper spacing checks, if two pads of the same net overlap, or if a pad overlaps with a shape on the same net in case of static shape, fabrication DRC violations are reported with actual value as OVERLAP. This may be perfectly valid case from manufacturing perspective. If this option is set, those DRCs will not be reported.

Allow overlapping soldermask – As above but for soldermask defined pads.

Design for Fabrication - Outline

🎛 Analysis Modes

| | | | | | - |
|--|-------------------------|----|--------|--------------|------------------------|
| Design | | | - | | DEE OVERLAPPED SOLDERM |
| Electrical | Name | | On | Off | ASK |
| Physical | Mark All Constraints | | | | |
| Spacing | Outline To | | | | |
| Same Net Spacing | Trace | | | \checkmark | |
| Assembly | Shape | | | | |
| Design for Eabrication | All pin pads | | | | |
| Outline | All via pads | | | | |
| Mack | All non plated holes | | | | |
| Appular Ping | Cutout | | | | |
| Conner Features | All Non signal geometry | | | \checkmark | |
| Copper Features | Cutout To | | | | |
| Copper spacing | Trace | | | | |
| Silkscreen | Shape | | | | |
| Design for Assembly | All pin pads | | | \checkmark | |
| Outline | All via pads | | | | |
| PkgToPkg Spacing | All non plated holes | | | | |
| Spacing | Cutout | | | | |
| Pastemask | Outline | | | | |
| > Design for Test | All non signal geometry | | | | |
| | | | | | |
| < | > | | 1 | | |
| On-line DRC | | OK | Cancel | Appl | y Help |
| | | | | | |

Design_Outline and Cutout to objects check the relevant objects, if you hover over each rule Outline to Trace (Info button) then a graphical description of the DRC rule is shown. Available for most DRC modes.



Design for Fabrication – Mask

🔐 Analysis Modes X Design Mask Slivers Off Electrical Name On Mark All Constraints Physical ▲ Mask Checks the minimum Spacing Slivers width of a mask. Same Net Spacing Assembly Mask material Via Partially Covered With Mask Opening Design for Fabrication deposited may Outline become delaminated Mask from the PCB Annular Ring substrate. Checks are Copper Features based on the mask Copper Spacing layer being the Silkscreen standard negative Design for Assembly image use model. Outline PkgToPkg Spacing Spacing Pastemask > Design for Test 4 III On-line DRC OK Cancel Apply Help

×

Design for Fabrication – Annular Ring

| 🔐 Analysis Modes | | | | | × |
|--|--|----|--------|--|---|
| Design Electrical Physical Spacing Same Net Spacing Assembly Design for Fabrication Outline Mask Annular Ring Copper Features Copper Spacing Silkscreen Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Name Mark All Constraints Pin Missing mask Pad to mask Hole to pad Hole to antipad Via Missing mask Pad to mask Hole to pad Hole to antipad | | | Off SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS | Pin Hole to Pad Checks the minimum distance of the pin padstack hole from the outermost edge of the pad geometry. |
| < > | | | | | Legal Values: Design Units DRC Code: oP Applicable Objects: DFFAnnularRingCSet - |
| ☑ On-line DRC | | ОК | Cancel | Apply | Help |

Design for Fabrication – Copper Features

| Design | | - | | Antonno Vio |
|--|---------------------------------|----|--------------|-------------------------------|
| Electrical | Name | On | Off | Antenna via |
| Physical | Mark All Constraints | | \checkmark | |
| Spacing | Minimum | | | Checks for existenc |
| Same Net Spacing | Line width | | \checkmark | of antenna via. Via |
| Assembly | Text line width | | | with one end open is |
| Design for Fabrication | Shape width(positive) | | \checkmark | treated as antenna |
| Outline | Shape width(negative) | | | via |
| Mask | Antenna Antenna | | \checkmark | vact. |
| Appular Ring | Traces | | \checkmark | |
| Conner Features | Via | | \checkmark | |
| Copper Features | Acid traps | | | |
| copper spacing | Minimum angle | | \checkmark | |
| Silkscreen | Minimum area | | | |
| Outline PkgToPkg Spacing Spacing Pastemask Design for Test | vegative plane islands oversize | | Ŋ | |
| | > | | | Legal Values: Design Units |

Design for Fabrication – Copper Spacing



Design for Fabrication – Silkscreen



Design for Assembly – Outline

| 🎛 Analysis Modes | | | | | × |
|--|--|-----|--------|--------------------------------------|-----|
| Design Electrical Physical Spacing Same Net Spacing Assembly Design for Fabrication Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Name Mark All Constraints Component to outline Component to cutout Pastemask to outline Pastemask to cutout | | On O | ff 3 3 3 3 3 3 | Heb |
| | | Git | Cancel | UPP() | |

Design for Assembly – PkgToPkg Spacing



Design for Assembly – Spacing

R Analysis Modes Design Component body Name On Off Electrical to Pins and Holes Physical Mark All Constraints <u>SSSSSSSS</u> Component body to Spacing All pin pads Same Net Spacing These constraints All holes Assembly define the rule for Edge fingers Design for Fabrication minimum allowable stemask to Pastemask ⊿ P Design for Assembly distance between edge Outline Via pad of a component PkgToPkg Spacing instance to various pins Spacing and holes. Example Pastemask Component body to > Design for Test thru pin, Component body to mechanical hole etc. On-line DRC ОК Cancel Apply Help

Design for Assembly - Pastemask

| 🎛 Analysis Modes | | | | | | × |
|--|--|----|--------|--------------|--|-----|
| Design Electrical Physical Spacing Same Net Spacing Assembly Design for Fabrication Design for Assembly Outline PkgToPkg Spacing Spacing Pastemask Design for Test | Name Mark All Constraints Pastemask to pad Missing pastemask Pastemask to other mask types | | On | Off SSSSS | Paste Mask Area as a Percentage of Pin Pad This would be defined as,by how much percent,paste mask area can be smaller than the pin pad. The size of paste mask should be at least as big as given percentage of pin pad size. | * |
| < >> | | | | | < | . • |
| On-line DRC | | ОК | Cancel | Apply | Help | |

Design for Test – Outline





Design for Test – Mask and Silkscreen

| 🔐 Analysis Modes | | | | | × |
|---|--|----|--------|----------|---|
| Design Electrical Physical Spacing Same Net Spacing Assembly Design for Fabrication Design for Fabrication Design for Fabrication Outline PhgToPkg Spacing Spacing Pastemask Design for Test Outline Mask and Silkscreen Spacing Probe | Name Mark Al Constraints Test point on solder mask Test point to silkscreen | OK | Cancel | | Test point to silkscreen object Defines the minimum distance allowed between the center of a test point and a silkscreen object. |
| | | | | 1.444.17 | |

© 2020 Parallel Systems Limited

×

Design for Test – Spacing

🎛 Analysis Modes

| Design Electrical Physical Spacing Same Net Spacing Assembly Design for Fabrication Design for Fabrication Design for Assembly Outline PkaToPka Spacing | Name Mark All Constraints Test point to Test point Component Pin pad Via pad Via pad Non plated hole Test point under component | | On | off SSSSSSS SSSSSSSSSSSSSSSSSSSSSSSSSSS | Test point to test point Defines the minimum distance allowed between the centers of two test points. |
|---|---|----|--------|---|---|
| PkgToPkg Spacing Spacing Pastemask Design for Test Outline Mask and Silkscreen Spacing Probe | | | | - | |
| ✓ On-line DRC | | ОК | Cancel | Apply | Help |

Design for Test - Probe

🔐 Analysis Modes



The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134 Allegro®, Cadence®, Cadence logo™, Concept®, NC-Verilog®, OrCAD®, PSpice®, SPECCTRA®, Verilog® **Other Trademarks**

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

×

×