

File Properties in PCB Editor

File>Properties in PCB Editor

File>Properties provides two functions in PCB Editor, to secure the BRD file and change the product tiering.

Securing the BRD file

Users often want to be able to provide BRD files to external agencies for information but they also want to be able to restrict what access those agencies have to the data within the BRD file. In terms of the security provided, once secured, "a password will be required to enable what has been secured".

For example, the most restrictive Lock Type is View (No Save and Export), so a password will be required to enable viewing of the secured BRD file, it will not possible to Save, or Export data from, the secured BRD file, and there is no way to enable this for a View locked BRD file. Exports include File>Export functions, Manufacture>Artwork functions and Manufacture>NC functions (Allegro) or Export menu (OrCAD).

For the Export (No Export) and Save (No Save) Lock Type options, it will be possible to View the secured BRD file without a password but a password will be required to Export, or Save, data from the secured BRD file.

The expiry of the secured BRD file data can also be specified in days and the time confirmed by accessing an NTP time server is also possible. Once the BRD file data has expired, it will no longer be possible to access what is locked within the BRD file, for a View locked BRD file, this will mean no access at all. Locking with an expiration can be useful for sharing "work in progress".

Hile Properties		×
Locking Tiering		
File: unnamed.brd Lock design Password: Expiration duration (days): None Lock type	NTP time service option Use a NTP server to verify time Server: 0.pool.ntp.org Test	
 View (No Save and Export) Export (No Export) Manufacturing Database Logic Constraints MCAD/ECAD Write (No Save) 	Info By: System: When: Comments:	
Unlock	Cancel Help	
UK		

One important thing to note is that PCB Editor will create a locked copy of the original BRD file, named <design>_<lock type>_locked.brd, like mydesign_view_locked.brd for a design called "mydesign" and View locking and that, if the password is lost, <u>it will NOT be possible to unlock the design data!</u>

The "Info" section will be completed automatically when the file is locked, this will be available to view when File>Properties is used on the locked BRD file. Any entries set in the Comments window will also be displayed in this view.

Product Tiering

PCB Editor has a number of licensing options, these affect the capabilities of the Design Rule Checking and the license level, or tier, the board was last saved with is stored in the BRD file. When the board is opened in a different license level, users will get a message like "This design has functionality disabled due to the current product plus options selected..." and a list of features which are disabled as a result of this, for example:

🔡 OrC	AD PCB Designer Professional w/PSpice	×
	WARNING(SPMHDB-212): Design feature(s) are disabled because selected product and option(s) do not match design capability required: Maximum Via Count, Maximum Exposed Length, Parallelism, Maximum Crosstalk, Maximum Peak Crosstalk Either selec required product and option(s) in Product Choices or click Update to Tier in File Properties to suppress the message. See Allegro PCB Design Solutions datasheet on www.cadence.com for mapping of products and options to design features.	ct
	ОК	

To prevent this message re-appearing, users can go to File>Properties, Tiering tab, and use the "Update to Tier" button to set the product plus options to the current license level. It is important to note that this will not have affected any Constraint Manager rules that are not applicable to the current license level, they will still be set and available when the BRD file is re-opened with the required license level to enable them.

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134 Allegro[®], Cadence[®], Cadence[®], Cadence[®], Concept[®], NC-Verilog[®], OrCAD[®], PSpice[®], SPECCTRA[®], Verilog[®] Other Trademarks

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.