

How to Schedule Nets

Introduction

Many designs today require nets to be routed in a particular way. Take the example of a processor feeding four memory devices, the signal from the processor (driver) MUST arrive at the memory devices (receivers) at exactly the same time. To achieve this Cadence PCB tools offer several options to schedule the net, then the ability to match the length of track from a virtual point (T-Point) to the (x) number of receivers. This is license dependent.

Net Scheduling

You must use an OrCAD PCB Designer Professional or an Allegro PCB Designer license level or higher to be able to run this function. To start, locate the net that you want to schedule and use Logic > Net Schedule (Allegro) or Edit > Net Schedule (OrCAD). Then with a left click select the required net. The whole net highlights and is displayed as a starpoint as shown below:-



The command line prompts pick to select pin/rat-T on net "netname". For this example the pin on the processor is selected first with a left click. The next selection required is to insert a virtual point (T-point) which is a location on the board that all the other locations of the net will start from. Use right click > Insert T, and then with the left click select the T Point location. A marker is displayed at this point as shown below.



You are then prompted to pick another point on the net, for this example I will pick pin 17 of the first memory device, then pick the T-Point again, and then the next memory device, then the T-point until the four memory devices and the processor are individually connected via the T-Point. Then use right click > Done to end the command. The net will now be displayed as shown below with the T Point displayed as a diamond. This is effectively a user defined schedule. You can create any schedule you require using this method but this method always creates a user defined schedule which will be displayed in Constraint Manager.



Once the schedule has been defined you can ensure that the routed tracks meet this schedule. There is a setting in Constraint Manager to verify any schedule that has been applied. In Constraint Manager > Electrical > Net > Wiring worksheet, locate the net. There is a **UserDefined** setting in the schedule column. To ensure the routing meets this schedule, select the Verify Schedule column and define a "Yes". This will DRC the net should your routing not match the schedule defined.

trical Constraint Sat			Objects			Topology			
Routing	Туре	s	Name	Referenced Electrical CSet	Verify Schedule	Schedule	Actual	Margin	
Routing Wiring	*		*	*	*	*	*	*	
Impedance	Dsn	××××	DEMOP-placed						
in/Max Propagation Dela	NCIS		ADDRESS(24)						
sh I an ath	NCIs		DATA(15)						
n Length	Bus		DATA[020](19)						
tial Pair	Bus		DATA1[09](10)						
Relative Propagation Delay	Bus	8888	DDS[010](11)					100000	
	Bus	8888	MEMORY[029](30)						
	Net		MEMORY.CTRL.RC S0						
	Net	8888	MEMORY.CTRL.RCS1				- 88888		
	Net		MEMORY.CTRL.RCS2						
	Net		MEMORY.CTRL.RC S3						
	Net		MEMORY.CTRL.RWE						
	Net	8888	MEMORY.RA0						
	Net		MEMORY.RA1						
	Net		MEMORY.RA2						
	Net		MEMORY.RA3						
	Net	8888	MEMORY.RA4				- 88888		
	Net		MEMORY.RA5						
	Net		MEMORY.RA6						
	Net		MEMORY.RA7						
	Net	8888	MEMORY.RA8					2000	
	Net		MEMORY.RA9						
	Net		MEMORY.RA10						
	Net		MEMORY.RA11						
	Net		MEMORY.RA12				- 88888		
	Net		MEMORY.RA13						
	Net		MEMORY.RA14						
	Net		MEMORY.RA15						
	Net	8888	MEMORY.RA16						
	Net		MEMORY.RD0						
	Net		MEMORY.RD1		Yes	User Defined	PASS		
	Net		MEMORY.RD2						

© 2020 Parallel Systems Limited

You can also define the schedule by using Signal Explorer which is available from most licenses in the Cadence front and back end tools. The methods to get the schedule into PCB Editor are license dependant though. If you are using OrCAD Capture (Capture CIS) you can select the net on the canvas and choose right click > SI Analysis > Explore Signal (SigXplorer) which will launch the Signal Explorer tools.

							Edit Wire Properties		1				
					VCC		Edit Net Properties		. I				
				C	ιĄ		Connect to Bus					in the inter	
4	0FD431	UUUAG	999-DI	32			SI Analysis	. ►	►	Explore Signal ((SigXplorer)		
12	NC	U40	VCC	52			Assign Power Pins		0 ::+	Export Topolog	у		
11	A0			13	MEM		Ascend Hierarchy		Ē	Associate Electr	ical Cset		
10	A1		101	14	MEM		Selection Filter	Ctrl+I		Validate Electric	al Cset Ass	ignments	
9	AZ A3		102	15	MEM	Q	Fisheye view		R	Remove Electric	al Cset Assi	gnments	
8	A4		103	17	MEM		Zoom In	I.	CT.F	0	A4 ·	· · IO4	11
	A5 ·		105	18			Zoom Out	0		A5 7	A5 ·	105	18
5	A6		IO6	20	MEM		Go To		Y F	A7 5	A6 ·	· · · IO6	20
27	A7		107	21	MEM		Previous page	Shift+F10	XY.F	A8 27	A7	107	21
26	A8 ·		108				Next Page	F10	₹Y.F	A9 26	A8	801	
23	A9 A10					÷.	Find	Ctrl+F	IY.F	A10 23	A9 A10		
25	A11		WE	029	MEM	~	ToolTip		₹Y.F	A11 25	A11	· · WE	29 - 29
-4	A12	· · ·	CE1	0 22	MEM	X	Cut	Ctrl+X		A12 4	A12	CE1	0-22
3	A13	· · ·	CE2	24	\rightarrow	n	Сору	Ctrl+C	Y F	A14 3	A13	CE2	24
31	A14		OE	•		-	Delete	Del	RY.F	A15 31	A14	· · OE	
2	A15			16			Signals		₹¥.F	A16 2	A15	CND	16
	Allo		JND								ATO	GND	
							More	+					

Note this procedure only works if the schematic is NOT Constraint Manager enabled. If it is then you can select the net from within Constraint Manager and right click > SigXplorer.

XXXI			
881	MEMORY.RA	Rename	F2
	MEMORY.RA	Delete	Del
× .	MEMORY.RD	Delete	Dei
<u> </u>	MEMORY.RD	Compare	
388	MEMORY.RD	Deter D. C. M.	
<u> </u>	MEMORY.RD	Restore From Definition	
<u> </u>	MEMORY.RD	Constraint Set References	
× .	MEMORY.RD	Constraint Set Nererences	
883	MEMORY.RD	SigXplorer	
	MEMORY.RD,		

Once the tools launch you can adjust the schedule to match your requirements. This can be done by deleting the existing wiring (left click on the wire). To add new wiring left click on a pin of a device, left click on another pin to make the connection.

© 2020 Parallel Systems Limited



Once complete use the File > Save which writes a Topology file (filename.top). This can be imported from within Constraint Manager using File > Import > Electrical CSet. This can then be applied to the relevant net(s) by choosing the Imported Referenced Electrical CSet rule from the Net > Routing > Wiring worksheet as shown below. This would then be applied as a Template based schedule which can also be verified.

~ 🖷	Routing		_			
	II Wiring	*	*	*		
	Impedance	Dsn	× × ×	DEMOP-placed		
	Min/Max Propagation Dela	NCIs	****	ADDRESS(24)		
	I Total Etch Longth	NCIs	****	DATA(15)		
		Bus	****	DATA[020](19)		
	Differential Pair	Bus	XX 8XX	DATA1[09](10)		
	Relative Propagation Delay	Bus	\times	DDS[010](11)		
		Bus		MEMORY[029](30)		
		Net	\otimes	MEMORY.CTRL.RCS0		
		Net	88888	MEMORY.CTRL.RCS1		
		Net	****	MEMORY.CTRL.RCS2		
		Net		MEMORY.CTRL.RCS3		
		Net		MEMORY.CTRL.RWE		
		Net	XX XXX	MEMORY.RA0		
		Net		MEMORY.RA1		
		Net		MEMORY.RA2		
		Net		MEMORY.RA3		
		Net	****	MEMORY.RA4		
		Net	*****	MEMORY.RA5		
		Net		MEMORY.RA6		
		Net		MEMORY.RA7		
		Net		MEMORY.RA8		
		Net		MEMORY.RA9		
		Net		MEMORY.RA10		
		Net	\otimes	MEMORY.RA11		
		Net		MEMORY.RA12		
		Net		MEMORY.RA13		
		Net		MEMORY.RA14		
		Net	\times	MEMORY.RA15		
		Net		MEMORY.RA16		
		Net		MEMORY.RD0		
		Net		MEMORY.RD1		
		Net	\otimes	MEMORY.RD2		
		Net		MEMORY.RD3		
		Net		MEMORY.RD4		
		Net	<u> </u>	MEMORY.RD5		
		Net	\times	MEMORY.RD6		
		Net		MEMORY.RD7	DIFF	•
hysica		DPr			DIFF	
Physica	I	DPr DPr		D CLOCK	MEMORY_RDX	

Net	MEMORY.RD0	RDX	Yes 🗸	TEMPLATE	PASS	
Net	MEMORY.RD1	RDX	Yes	TEMPLATE	PASS	\otimes
Net	MEMORY.RD2	RDX	Yes	TEMPLATE	PASS	\otimes
Net	MEMORY.RD3	RDX	Yes	TEMPLATE	PASS	
Net	MEMORY.RD4	RDX	Yes	TEMPLATE	PASS	
Net	MEMORY.RD5	RDX	Yes	TEMPLATE	PASS	
Net	MEMORY.RD6	RDX	Yes	TEMPLATE	PASS	
Net	MEMORY.RD7	RDX	Yes	TEMPLATE	PASS	

Sig • Shane	SigXplor	er OrC/	AD PCB S	SI: MEMORY
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> etup	<u>A</u> nalyze I
	<u>N</u> ew			
B	<u>O</u> pen			Ctrl+O
	Exa <u>m</u> pl	e		
	Save			Ctrl+S
	Save <u>A</u> s	5		
5	<u>U</u> pdate	Const	raint Mai	nager

If you have access to Allegro PCB Designer + High Speed License or OrCAD PCB SI or any of the Sigrity based licenses you can repeat the process of selecting the net and launching Signal Explorer but once you have completed the scheduling of the net you can choose File > Update Constraint Manager which will write any changes you make in Signal Explorer directly into Constraint Manager.

You also have the ability to set other Electrical based rules using the Setup > Constraints option which are also saved back to Constraint Manager using this method.

Max Parallel	Wiring Us	er-Defined	Signal Integri	ty Usage
Switch-Settle	Prop Delay	Impedance	Rel Prop Delay	Diff Pair
Existing Rule	s	Min Switch	Max Settl	-
Driver	Receiver	Rise Fal	1 Rise F	all
Pins Name AIL DRVRS/RC J7.17 J7.67 J7.117	Usage VRS ^ IO IO IO IO IN	Rule Editi Driver: Receiver: Min First : Rise: Fall:	ng Switch Delays	Add Modify

Another pre-set way to schedule the pins in a net is to select from a list of defined schedules shown below. The PCB Editor applies the selected schedule to the net(s) based on part placement and pin type. The selection list is available from the schedule column in Constraint Manager > Wiring. There are five types: -

Minimum Spanning Tree connects all pins together for minimum length.

Daisy Chain connects all pins in a point-to-point sequence. Each pin connects to a maximum of two other pins (pin type is still not observed).

Source Load Daisy Chain is similar to a simple daisy chain, except that all drivers are sequenced first, and followed by all receiver pins.

Far End Cluster is similar to a star schedule except that the last driver pin connects to a T point to which all of the receivers are connected.

Star schedules the driver pins in a daisy chain fashion and then all of the receiver pins are individually connected to the last driver pin.





Other Wiring Parameters:

The Mapping Mode field (Electrical Constraint Set > Routing > Wiring)- is used when you assign an ECSet to a net, Xnet, or bus. This setting controls how the driver(s) and receiver(s) within the ECSet are matched to their corresponding pins within the net. The options include Pinuse, Refdes, or Pinuse and Refdes. Note Mapping mode along with Exposed Length and Parallel are only available with the Allegro PCB Designer license.

Stub Length rule controls the length of branches off the transmission line.

Exposed Length rule controls the amount of surface layer routing allowed on nets that you prefer to route inside when these nets need to tie to a surface-mount pin.

Parallel rule lets you specify how long a signal can run parallel to another signal, and at what spacing (edge to edge). You can define up to four length/distance pairs. Although the PCB Router implements this rule on a segment basis, the PCB Editor DRC is cumulative.

Layer Sets allow you to define the specific layers used for a Netclass or net.

The next step is to split the nets into individual pin pairs (for example point1 to point2). This operation is completed in the Constraint Manager > Electrical > Net > Relative Propagation Delay worksheet. Select the net in question and then right click > Create > Pin Pairs



The pin pair GUI will appear and allow you to create a multiple group of point to point connections for the specific net. If you want to create different physical rules for the pin pairs ensure that the "Create on all valid worksheets" is checked so that the pin pairs can have physical rules applied to them.

MEMORY.RA12	Expand All			MEMORY.RD1
MEMORY.RA13				MEMORY.RD1.T.1:U40.14
MEMORY.RA14	Collapse			MEMORY.RD1.T.1:U41.14
MEMORY.RA15	Country			MEMORY.RD1.T.1:U42.14
MEMORY.RA16	Create		Class	MEMORY.RD1.T.1:U43.14
MEMORY.RD0	Add to	•	Match Group	MEMORY.RD1.T.1:U44.14
MEMORY.RD1	Remove		Net Group	MEMORY.RD1.T.1:U45.14
MEMORY.RD1.			Die Deie	MEMORY.RD1.T.1:U46.14
MEMORY.RD1.	Rename	F2	Pin Pair	MEMORY.RD1.T.1:U47.14
MEMORY.RD1.	Delete	Del	Differential Pair	U1.R16:MEMORY.RD1.T.1
MEMORY.RD1.	Compare		Electrical CSet	
MEMORY.RD1.	compare			
MEMORY.RD1.	Constraint Set References			
MEMORY.RD1.			_	
MEMORY.RD1.	SigXplorer			
U1.R16:MEMORTA	KU1.1.1			

We now want to create a matched group of the 4 pin pairs from the T-Point to the memory devices. This gives you the ability to set an equal length rule so that the signals will arrive at the receivers at exactly the same time. To define these use Shift + left click and select the relevant pin pairs then right click > Create > Match Group. Specify a name and click OK. The Matched Group is added to the top section of Constraint Manager. The pin pairs remain in case you wish to define other rules for these pin pairs.

latchGroup:	RD1_Mat‡h		
elections:			
Name	Туре	MatchGroup	^
U1.R16:MEMORY	Pin Pair		
MEMORY.RD1.T.1	Pin Pair		
MEMORY.RD1.T.1	Pin Pair		
MEMORY.RD1.T.1	Pin Pair		
MEMORY.RD 1.T. 1	Pin Pair		
MEMORY.RD1.T.1	Pin Pair		
MEMORY.RD1.T.1	Pin Pair		
MEMORY.RD1.T.1	Pin Pair		~
	March and Stre		

We now need to set the Matched Group up, define Pin Pairs – Longest Pin Pair, Scope = Global and Delta:tolerance to 0:0.635. Since the nets are not routed, the Actual and Margin cells appear in Yellow. DRC results based on actual unrouted lengths can be produced by setting the DRC Unrouted options for Relative Propagation Delay followed by an update of the DRC system. To enable the DRC from Constraint Manager, go to Analyze > Analysis Modes > Electrical > Electrical Options then enable the "Relative propagation delay" in the DRC unrouted section. The match group will have updated with green and red bars. A Target is automatically assigned to the member of the group with the longest Manhattan length.

How	to	Schedule Nets								
				1	1		1			
Objects					Pin	Delay		Rela	tive Delay	
Turne		Name	Referenced Electrical CSet	Pin Pairs	Pin 1	Pin 2	Scope	Delta:Tolerance		Manaia
Type		hane			ns	ns		mm	Actual	margin
*	*	*	*	*	*	*	*	*	*	*
Dsn		DEMOG-placed								33.825 mm
MGrp		DATA_DIFFS(8)		All Drivers/All Receivers			Global	0 mm:2.54 mm		· · · · · · · · · · · · · · · · · · ·
MGrp	8888	DDR_DQ(32)		All Drivers/All Receivers			Global	0 mm:5 mm		
MGrp	8000	RD1_MATCH(9)		Longest Driver/Receiver			Global	0 mm:0.635 mm		33.825 mm
PPr	8888	MEMORY.RD1.T.1:U40.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	1.718 mm	1.083 mm
PPr	8000	MEMORY.RD1.T.1:U41.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	12.632 mm	11.997 mm
PPr	8000	MEMORY.RD1.T.1:U42.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	23.546 mm	22.911 mm
PPr	38333	MEMORY.RD1.T.1:U43.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	34.46 mm	33.825 mm
PPr	38888	MEMORY.RD1.T.1:U44.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	32.742 mm	32.107 mm
PPr		MEMORY.RD1.T.1:U45.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	21.828 mm	21.193 mm
PPr	8000	MEMORY.RD1.T.1:U46.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	10.914 mm	10.279 mm
PPr	8000	MEMORY.RD1.T.1:U47.14 [MEMORY.RD1]					Global	0 mm:0.635 mm	TARGET	
PPr	8888	U1.R16:MEMORY.RD1.T.1 [MEMORY.RD1]					Global	0 mm:0.635 mm	12.519 mm	11.884 mm

The final option is to define a different physical rule to the "branch" and "trunk" of the net. In some situations you may need to define a thicker track width to the trunk part (Driver – Tpoint) and a thinner track width for the branches (Tpoint – Receiver). Use the Physical domain - Physical Constraints > All Layers and define two new rules one called RD_TRUNK and RD_BRANCH. You can adjust the Min Line Width to suit your requirements.

		Objects		Line Width		
Туре	rpe S Name		Referenced Physical CSet	Min	Max	
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-			mm	mm	
*	*	*	*	*	*	
Dsn		DEMOG-placed	DEFAULT	0.200	0.000	
PCS		DEFAULT		0.200	0.000	
PCS		RD_BRANCH		0.150	0.000	
PCS	8888	> RD TRUNK		0.250	0.000	

Once the rules have been defined go to the Net > All Layers workbook in the Physical Domain and Click on the Referenced Physical CSET cell adjacent to the relevant Pin Pair and select apply the RD_TRUNK to one of the Pin Pairs and the RD_BRANCH to the remaining 4 pin pairs.

MEMORY.RD1.T.1:U40.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U41.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U42.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U43.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U44.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U45.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U46.14	RD_BRANCH	0.150
MEMORY.RD1.T.1:U47.14	RD_BRANCH	0.150
U1.R16:MEMORY.RD1.T.1	RD_TRUNK	0.250
	MEMORY.RD1.T.1:U40.14 MEMORY.RD1.T.1:U41.14 MEMORY.RD1.T.1:U42.14 MEMORY.RD1.T.1:U43.14 MEMORY.RD1.T.1:U43.14 MEMORY.RD1.T.1:U45.14 MEMORY.RD1.T.1:U45.14 MEMORY.RD1.T.1:U46.14 U1.R16:MEMORY.RD1.T.1	MEMORY.RD1.T.1:U40.14RD_BRANCHMEMORY.RD1.T.1:U41.14RD_BRANCHMEMORY.RD1.T.1:U42.14RD_BRANCHMEMORY.RD1.T.1:U43.14RD_BRANCHMEMORY.RD1.T.1:U43.14RD_BRANCHMEMORY.RD1.T.1:U45.14RD_BRANCHMEMORY.RD1.T.1:U45.14RD_BRANCHMEMORY.RD1.T.1:U46.14RD_BRANCHMEMORY.RD1.T.1:U46.14RD_BRANCHMEMORY.RD1.T.1:U46.14RD_BRANCHMEMORY.RD1.T.1:U47.14RD_BRANCHMEMORY.RD1.T.1:U47.14RD_BRANCHMEMORY.RD1.T.1:U47.14RD_BRANCHU1.R16:MEMORY.RD1.T.1RD_TRUNK

You can now go and route the nets and the track thicknesses and lengths will match based on the settings defined in Constraint Manager. You will need to add delay (extra length) to some of the pin pairs to match the lengths. A finished result is shown below.



Constraint Manager View:-

MGrp	RD1_MATCH(9)	Longest Driver/Receiver			Global	0 mm:0.635 mm		0.054 mm
PPr	MEMORY.RD1.T.1:U40.14 [MEMORY.RD1]				Global	0 mm:0.635 mm	0.064 mm	0.571 mm
PPr	MEMORY.RD1.T.1:U41.14 [MEMORY.RD1]				Global	0 mm:0.635 mm	0.581 mm	0.054 mm
PPr	MEMORY.RD1.T.1:U42.14 [MEMORY.RD1]			XXXXX	Global	0 mm:0.635 mm	0.073 mm	0.562 mm
PPr	MEMORY.RD1.T.1:U43.14 [MEMORY.RD1]		×****		Global	0 mm:0.635 mm	0.091 mm	0.544 mm
PPr	MEMORY.RD1.T.1:U44.14 [MEMORY.RD1]		×****		Global	0 mm:0.635 mm	0.46 mm	0.175 mm
PPr	MEMORY.RD1.T.1:U45.14 [MEMORY.RD1]		888888		Global	0 mm:0.635 mm	0.057 mm	0.578 mm
PPr	MEMORY.RD1.T.1:U46.14 [MEMORY.RD1]				Global	0 mm:0.635 mm	0.531 mm	0.104 mm
PPr	MEMORY.RD1.T.1:U47.14 [MEMORY.RD1]				Global	0 mm:0.635 mm	TARGET	
PPr	U1.R16:MEMORY.RD1.T.1 [MEMORY.RD1]				Global	0 mm:0.635 mm	0.017 mm	0.618 mm
A A A A A A A A A A A A A A A A A A A								

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134 Allegro[®], Cadence[®], Cadence[®], Cadence logo[™], Concept[®], NC-Verilog[®], OrCAD[®], PSpice[®], SPECCTRA[®], Verilog[®] **Other Trademarks**

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.