

Creating Simulation Reports from PSpice AD

Creating Simulation Reports from PSpice AD

Once a simulation has completed, use Tools>Generate Report from the Probe, results, menu.

S OP	AMP1A-	Bias - P	Spice A/D - [l	Bias.dat (active)]						
File	Edit	View	Simulation	Trace	Plot	Tools	Window	Help			
	Þ	4	₿₿.	X	0	CL	ustomize		1)	ĥ
			active) ×				ptions				
\sim	2	0mV -			IN 7	FR	ła			A	
B		5		ANAN	4M	Ge	enerate Rep	ort		$\left \cdot \right $;
				144	84	PS	pice Calcula	itor	•	¥	Ų
		Ľ.		, (¢) []		M	ATLAB		•	ļ.	1-
		8				MUL	M. A. I. M		JN.		Δ
		3			TIN VET	M YS TI	11 15 7 10			(E)	

If the simulation produced a large data file, you would see the message about processing the output data to generate the formatted report:

Bias.html			×
Your report will be op This may take some ti	ened in yo me for lar	our default browse ge dat files.	er.
	Close		

There may be some minutes of background activity while the report is generated. Sections of the generated report are as follows, starting with the report header:

	Transient Simulation Report
1 General Informat	tion
1.1 Dat file	
E:\SPB_Data\PSpice\TPS54160_PSPICE	E_TRANS\tps54160-PSpiceFiles\SCHEMATIC1\trans\trans.dat
1.2 Analysis Name	
Transient Analysis	
1.3 Circuit Name	
** Profile: "SCHEMATIC1-trans" [E:\SF	PB_Data\PSpice\TPS54160_PSPICE_TRANS\tps54160-pspicefiles\schematic1\trans.sim]
1.4 Simulation Time	

Then the Nets section:

2 Circuit Information

2.1 List of Nets

Net Name	Aliases
	C137:1 C138:1 C141:1 C142:1 C14:1 D12A R10:1 R238:1 R231:1 R232:1 U1:GND V2- V78- VAULC C123 V ULC C137 V ULC C135 V ULC C135 V ULC C14 V ULC C140 V ULC X ULC C148 X ULC C149 X ULC C135 X ULC C135 X ULC C14 X ULC C156 X ULC X ULC C148 X ULC C161 X ULC C135 X ULC C151 X ULC C156 X ULC X ULC C170 X ULC C167 X ULC C137 X ULC C132 X ULC C164 X ULC C167 X ULC X ULC C170 X ULC C167 X ULC C132 X ULC C174 X ULC C174 X ULC C77 X UL X ULC C170 X ULC C167 X ULC C174 X ULC C172 X ULC C714 X ULC C77 X UL X ULD D54 X ULC C39 X ULC C40 X ULC S X ULC C5 X ULC C7 X ULC X ULL C39 X ULC C39 X ULC ABMIX X ULE ABMIX X ULE ABMI3 X ULE ABMI4 X X ULE X ULE ABMI6 X ULE ABMI5 X ULE ABMIX X ULE ABMI3 X ULE ABMI4 X X ULE X ULE ABMI6 X ULE ABMI5 X ULE ABMIX X ULE ABMI5 X ULE ABMI6 X ULE X ULE ABMI6 X ULE ABMI5 X ULE ABMIA X ULE ABMI5 X ULE ABMI6 X ULE X ULE ABMI6 X ULE ABMI5 X ULE ABMIA X ULE ABMI5 X ULE ABMI6 X ULE X ULE ABMI6 X ULE ABMI7 X ULE ABMIX X ULE ABMI5 X ULE ABMI6 X ULE ABMI6 X ULC X ULE ABMI6 X ULE ABMI6 X ULE ABMI6 X ULE ABMI6 X ULC ABMI6

Followed by the Currents, Voltages and Power sections:

Simulation Data

Current Data

Pin Name	Bias Value	Max Current	Min Current	Average	RMS	Max di/dt
C137:1	-84.5684p	107.788m	-1.4276	-602.806m	810.485m	147.7k
C138:1	-1.6914n	565.805u	-2.0801m	-273.977u	712.873u	421.385k
C141:1	1.776f	140.447p	-2.3448u	-1.5897u	1.8102u	143.512m
C142:1	62.5463p	243.809n	-342.315n	-27.6915n	159.56n	22.1509
C145:1	-27.0a	370.274m	-415.191m	-500.274u	135.862m	2.1898G
C4:1	1.2499m	1.2499m	-1.9999u	-1.9793u	1.2119m	6.2497Meg
D12:A	-345.0a	2.909	-237.78m	1.1314	1.3803	25.7541G
L1:1	1.7775n	2.4977	-58.0979u	1.4494	1.5632	442.488k
R10:1	-776.9579n	-776.154n	-34.7446u	-34.5924u	34.646u	3.5533m
R238:1	-4.9876n	-4.9876n	-2.008u	-1.9703u	1.989u	0.0
R246:1	-84.5684p	107.788m	-1.4276	-602.806m	810.485m	132.781k

Voltage Data

Net Name	Bias value	Max Voltage	Min Voltage	Average	RMS	Max dV/dt
0	0.0	0.0	0.0	0.0	0.0	0.0
BOOT	239.9644u	18.0296	-19.216m	7.9803	9.2028	144.985G
COMP	494.6676m	1.0847	494.645m	918.647m	931.409m	4.9088k
DUMMY_TEMPIN	0.0	0.0	0.0	0.0	0.0	0.0
EN	38.8479m	1.7372	38.8077m	1.7296	1.7323	10.1247Meg
N01076	494.6676m	835.322m	494.667m	661.112m	670.746m	418.72
N01408	239.9643u	12.0277	-457.516m	1.895	4.912	144.985G
N01436	77.0a	3.288	0.0	1.8376	2.1807	6.489k
PH	239.9644u	12.0277	-237.385m	2.024	4.9722	144.985G
PWRGD	16.83f	3.2915	0.0	730.553m	1.5384	97.7767Meg
RT_CLK	1.2419m	499.998m	1.2419m	490.591m	495.26m	20.6003Meg
SS_TR	-127.4938u	1.1876	-1.1446m	589.977m	683.612m	999.957

Power Data

Device Name	Bias value	Max Power	Min Power	Average	RMS
C137	0.0	3.3536	-353.736m	991.023m	1.2889
C138	0.0	4.7403m	-1.8544m	450.386u	1.7422m
C141	-879.0a	1.6204u	-69.4747p	1.0572u	1.1266u
C142	-30.9396p	329.637n	-246.918n	20.4641n	67.5487n
C145	0.0	2.4909	-2.2214	1.5018m	47.6569m
C4	159.3592n	2.3609u	-2.2664n	1.1752u	1.3611u
D12	0.0	1.112	-820.641m	195.244m	242.995m
L1	426.54f	20.9735	-7.715	24.742m	7.5258
R10	30.1832n	60.3594u	30.1208n	60.0171u	60.1565u
R238	6.1941p	1.004u	6.1941p	985.072n	994.495n
R246	0.0	81.5182m	0.0	19.9163m	25.6874m
R249	0.0	555.231m	0.0	215.152m	246.643m

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134 Allegro®, Cadence®, Cadence logo™, Concept®, NC-Verilog®, OrCAD®, PSpice®, SPECCTRA®, Verilog® **Other Trademarks**

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.