


How to Define a Soldermask Shape

Introduction

This technical note describes a process of creating a soldermask shape. Many modern PCB's that use die cast areas of metalwork on the PCB require that the PCB be free from soldermask to ensure a good ground connection. You can either import the metalwork outline using a DXF import directly into PCB Editor or you can draw the shapes manually.

How to Create a Soldermask shape from an imported DXF File.

Take the example below. The red outline shows the metalwork areas. The black outline shows the board profile. These are normally imported via the DXF import at the beginning of a design. For instructions on DXF Import please see technical note on dxf_import_output.pdf.




To create a soldermask clearance area we need to use the compose shape command. Shape > Compose Shape (In Allegro) or Shape > Create Shape From Lines (in OrCAD), in the Options menu select Board Geometry / Soldermask_Top as the Active class / subclass.


Visibility	Find	View	Design Workflow	Options
Options =				
Line interse	ection			
Use aut	o gap			
Maximum	gap:	3.53		
Delete o	original lin	es		
Delete u	inconnec	ted lines		
Round o	orners			
Radius:		0.25		
Active class	:			
Board	l Geomet	ry	•	
Add shape t	to subcla	ss:		
🗖 🗖 S	oldermas	k_Top	-	
🗹 Fil	led shape	•		
Assign net r	name:		_	

How to Define a Soldermask Shape

Draw a box around the inner shape and the shape will be created as shown below.




Repeat for the next inner shape.



Finally draw a box around all items (The two inner shapes and the surrounding profile. PCB Editor will use the outer outline as the master shape and will subtract the two inner shapes, leaving you with the resulting figure.

© 2020 Parallel Systems Limited



You can use the Edit > Z-copy command (Allegro) or Shape > Z-Copy (OrCAD) to copy this to the Soldermask_Bottom layer or Etch layers to match the metalwork profile layers. If you use Z-copy to create etch shapes, ensure that you generate dynamic shapes so that any voids required are generated.


How to Create a Soldermask shape by drawing it manually.

To draw a shape on the soldermask layer use Shape > Rectangular / Polygon / Circular. Set the Active class / subclass to Board_Geometry / Soldermask_Top and for this layer you will need to define a static shape.

Visibility	Find	View	Design Workflow	Options				
Options =								
Active Class	s and Sub	class:						
Board Geometry 🔻								
Soldermask_Top 🔻								
Shape Fill								
Type:	Static so	lid	•					
Defer p	Defer performing dynamic fill							
Assign net	name:							
Dummy N	et	\sim						
Shape grid:	(Current gr	id 🗸					
Shape Cre	eation							
Oraw F	Rectangle							
O Place F	Rectangle							
Wid	dth (W):		497.8400					
Hei	ght (H):		322.5800					
Corners								
Orthog	jonal	🔿 Cha	amfer 🛛 🔿 Round					
			1					
			H					
			<u>+</u>					
ĸ	<u></u> v	v—	×					
Explicit	t Length							
۲	Trim (T):		1.0000					
	Chamfer	(C):	1.4142					
○ % of S	Short Edge	2	10.0000					

Then you can either start drawing the shape where you need it or use the command line to enter the co-ordinates e.g. start point x 0 0 then x 100 0 which draws a line 100 in the x axis. You can also use the ix / iy commands which give an incremental addition e.g. start at x 0 0 then iy 100 which draws a line 100 in the y axis. You can also change the Line Type whilst drawing the required shape varying from orthogonal lines to Arcs. Alternative options can include using the Shape > Merge Shapes giving you the ability to merge shapes of the same class / subclass together to create the final shape required. You can also use Shape > Manual Void/Cavity > Rectangular / Polygon / Circular (in Allegro) or Shape > Manual isolation/Cavity > Rectangular / Polygon / Circular (in OrCAD) to create holes in the shape.

Using the above methods draw the soldermask shape required. An example of the methods is shown on the next page.



If you use the soldermask to soldermask DRC checks found under Setup > Constraints > Modes (in Allegro) or Setup > Constraint Modes (in OrCAD) then you will need to clear areas where component padstacks are using the Shape > Manual Void (in Allegro) or Shape > Manual Isolation/Cavity (in OrCAD) functions as described earlier. An example of this is shown above where the purple pads represent five 1206 resistors.

There are also options in Constraint Manager > Manufacturing tab to define DFF (Design For Fabrication) rules for Soldermask checks. These include Mask Slivers, Mask Islands and Vias partially covered by soldermask.

👔 Allegro Constraint Manager (con	nected to	OrCAD PCB Designer Professional 17.4) [masks] - [Manuf	acturing / Design f
File Edit Objects Column	View A	nalyze Audit Tools Window Help	
% 🛛 🛍 🐂 🗸	- Je	🚺 🕻 🕼 🌠 🖉 🖉 🖌	$\Leftarrow \star \Rightarrow \star$
Worksheet Selector	₽×	Name	
🖇 Electrical		*	New CSET
→ Physical		Constraint set usage	
		Mask	
		Slivers	
🖳 Same Net Spacing		Islands	
Manufacturing		Via Partially Covered With Mask Opening	
🕆 🗎 Design for Fabrication			
✓ I DFF Constraint Set			
III Outline			
III Mask			
III Annular Ring			
Copper Features			
Copper Spacing			
Silkscreen			

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134 Allegro[®], Cadence[®], Cadence logo[™], Concept[®], NC-Verilog[®], OrCAD[®], PSpice[®], SPECCTRA[®], Verilog[®] **Other Trademarks** All other trademarks are the exclusive property of their prospective owners. **NOTICE OF DISCLAIMER:** Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.