




Introduction

Many users want the ability to see the actual PCB Footprint that is defined for the parts in OrCAD Capture. There are two methods to see the actual PCB Footprint. This app note describes both methods.

How to setup OrCAD Capture to enable Footprint view.

This is controlled using the Capture.ini file. The easiest way to confirm this is to start OrCAD Capture and look at the opening entry in the Session Log. You will see the actual location of the ini file.





Open the Capture.ini file using a text editor. Look for the following entry, if it doesn't exist then add at the top of the capture.ini file.

```
[Footprint Viewer Type]
Type=Allegro
[Allegro Footprints]
Dir0=Path to PCB Editor Footprints
Dir1=Path to PCB Editor Footprints
```

The entries for Dir0 and Dir1 are the full pathnames to the location where all the PCB Editor Footprints are. This is usually the same as the psmath and padpath settings from PCB Editor. It should be noted that only Cadence PCB Editor footprints are supported for this feature. You can have multiple path entries (Dir2 etc.) but the directory MUST be a mapped network or local drive. You must also have access to both filename.dra and filename.?sm (psm, bsm).

Start OrCAD Capture, select a part and right click > Show Footprint, you will now see the PCB footprint viewer.




You can select pins in the schematic view and the corresponding pin will be highlighted in the footprint view.

How to make schematic symbols visible in Capture CIS

When using Capture CIS (or DE CIS) you have the ability to see a quick view of your PCB Footprint and schematic symbol before choosing to place the part in the design. The PCB Footprints are defined as per the previous section of this document. For the schematic symbol you need to specify the path for the library either directly using the Part Selector Configured Libraries or the recommended method is using the Part Library Directories setting. This is the preferred method because you only need to specify a directory location rather than adding all the libraries individually.

This is controlled using the Capture.ini file. The easiest way to confirm this is to start OrCAD Capture and look at the opening entry in the Session Log. You will see the actual location of the ini file.



Open the Capture.ini file using a text editor. Look for the following entry, if it doesn't exist then add at the top of the capture.ini file.

```
[Part Library Directories]
Dir0=Path to schematic symbols
Dir1=Path to schematic symbols
```

It is important to remember that you only need to specify the path to the directory. The library name itself is not required. Once done restart the Capture CIS, use Place > Database Part. Locate the part required, left click to select it. If the path names defined above point to a valid library location, you will see a quick view of the schematic symbol and the PCB Footprint.

Table	PART_NUMB ER	Part Type	Description	Value	PCB Footprint	Schematic Part	Number of Pins	Operating Temperature Maximum	Operating Temperature Minimum	Package Size	Package Height	Package Type	Company Part Status	Rated Power	Propagation Delay	Supply Current	Number of Channels	Function	Supply Voltage	Signal to Noise Ratio	Output Voltage	Number of Gates	Output Low Current	Voltage Input High	Number of IO
7	ICa	EMA-000071	EMAISMdMe (C, Memory D	M48T59Y	S0IC127P121	M48T59V_NS29	29	70 C	0.0 C	S0IC-28	3.05 mm	SMD	obsoleted	1.0 W		4.5 - 5.5 V		SRAM		2.4 V		2.1 mA	2.2 V	8	
9	ICa	PSL-000000	EMAISMdMe (C, Memory D	MT47H64M16	MT47H128M	MT47H64M16	64	0°C - 85°C	0°C - 85°C	84-TFBGA			obsoleted					SDRAM	1.7 V - 1.9 V					8	
9	ICa	PSL-000000	EMAISMdMe (C, Memory D	CY7C1090D	S0J28	CY7C1090D	28	-40°C - 85°C	-40°C - 85°C	S0J28	2mm							SRAM	4.5 V - 5.5 V						
10	ICa	PSL-000003	EMAISMdMe (C, Memory D	UPD431000A	S0J127P986	UPD431000A	32	70 C	0 C	S0P92								SRAM	2.7V to 5.5V						
11	ICa	PSL-000004	EMAISMdMe	DRAM Chip D	MT41J256M1	BGA96_9X16	SDRAM_33M	96			BGA-96	1.60 mm		Obsoleted											
12	ICa	PSL-000005	EMAISMdMe	DRAM DDR3	MT41K128M1	bga96_9x8_8_20_DDR3_SO96	96	+95 C	-40 C	BGA-96	1.10 mm	SMD/SMT	Unchecked												
13	ICa	PSL-000005	EMAISMdMe	DRAM DDR3	MT41K128M1	bga96_9x8_8_20_DDR3_SO96	96	+95 C	-40 C	BGA-96	1.10 mm	SMD/SMT	Unchecked												

The following are trademarks or registered trademarks of Cadence Design Systems, Inc. 555 River Oaks Parkway, San Jose, CA 95134 Allegro®, Cadence®, Cadence logo™, Concept®, NC-Verilog®, OrCAD®, PSpice®, SPECCTRA®, Verilog®

Other Trademarks

All other trademarks are the exclusive property of their prospective owners.

NOTICE OF DISCLAIMER: Parallel Systems is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Parallel Systems makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Parallel Systems expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.